

## **REMARKS/ARGUMENTS**

In the Office Action, the Examiner noted that claims 1-4, 6-9, 11-29, 31-35, 37-52, and 54-57 are pending in the application. The Examiner additionally stated that claims 1-4, 6-9, 11-29, 31-35, 37-52, and 54-57 are rejected. By this amendment, claims 2-3 have been cancelled and claims 1, 4, 11, 14-16, 18, 22-23, 25, 28-29, 31, 34-35, 37-38, and 40 have been amended. Hence, claims 1, 4, 6-9, 11-29, 31-35, 37-52, and 54-57 are pending in the application.

Applicant hereby requests further examination and reconsideration of the application, in view of the foregoing amendments.

### **In the Specification**

Applicant has amended the specification to secure a substantial correspondence between the claims amended herein and the remainder of the specification. No new matter is presented.

### **In the Claims**

#### **Claim Objections**

The Examiner objected to claims 1 and 40 because of a grammatical errors. In reply, Applicant has amended claims 1 and 40 to correct the errors and requests that the objections be withdrawn.

The Examiner also objected to claim 5 because it is annotated as being “(Original),” however, the claim itself is missing. Applicant responds that in the previous amendment claim 5 was cancelled, however the claim annotation was made in error. Accordingly, by this amendment, the correct annotation, (Cancelled), is provided, and it is therefore requested that the objection be withdrawn.

#### **Rejections Under 35 U.S.C. §103(a)**

The Examiner rejected claims 1-9, 11-29, 31-35, and 37-39 under 35 U.S.C. 103(a) as being unpatentable over Hashimoto et al., US 6,983,374 (hereinafter, “Hashimoto”), and further in view of Muratani et al., US 7,194,090 (hereinafter, “Muratani”). Applicant respectfully traverses the Examiner’s rejections.

Regarding claim 1, the Examiner noted that Hashimoto discloses an apparatus for performing cryptographic operations, comprising:

- a cryptographic instruction, received by a computing device as part of an instruction flow executing on said computing device, wherein said cryptographic instruction prescribes one of the cryptographic operations, be executed on a plurality of input text blocks (col. 6, lines 38-60 and col. 10, lines 37-64), and wherein said cryptographic instruction also prescribes one of a plurality of block cipher modes to be employed in accomplishing said one of the cryptographic operations; and (col. 16, lines 15-22 and col. 24, lines 3-25, noting that the block cipher modes can broadly be given in light of encryption methods or algorithms that encrypts data or particular encryption keys involved with the algorithm to accomplish a cryptographic operation ); and
- execution logic, operatively coupled to said cryptographic instruction, configured to execute said one of the cryptographic operations, wherein said execution logic comprises (col. 5, lines 58-67 and col. 11, lines 13-28, noting that Hashimoto discusses the execution logic is carried out by the instruction execution unit and enters the instruction execution state):
  - a cryptography unit (col. 16, lines 25-28), configured execute a plurality of cryptographic rounds on each of said plurality of input text blocks to generate a corresponding each of a plurality of output text blocks, wherein said plurality of cryptographic rounds are prescribed by a control word that is provided to said cryptography unit (col. 17, lines 43-60 and col. 25, lines 17-57), and wherein said plurality of input text blocks are retrieved from memory, and wherein said plurality of output text blocks are stored to said memory; (col. 16, lines 29-30 and col. 29, lines 35-56)
- wherein said one of the cryptographic operations comprises:
  - indicating whether said one of the cryptographic operations has been interrupted by an interrupting event. (col.6, lines 1-18 and col.12, lines 52- 55 and col.13, lines 16-20; The Examiner asserted that Hashimoto

discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output or the like (col.9, lines 38-40 and col.27, lines 29-31), and thus, Hashimoto reads on the claimed interrupting event).

The Examiner noted that Hashimoto discloses a cryptography unit to generate a corresponding each of a plurality of output text blocks and prescribed by a control word (col. 17, lines 43-60 and col. 25, lines 17-57) by executing protected instructions to protect the program instructions and the execution state (col. 9, line 53 – col. 10, line 65) but that Hashimoto did not further include a plurality of cryptographic rounds.

The Examiner noted that Murantani teaches an expanded key scheduling section to overcome the problem of sufficient storage space for storing all expanded keys in a memory (col.2, lines 23-45, noting that the expanded key scheduling involves an expanded key generated by an expanded key scheduling section and a round function (col.2, lines 3-21 and 45-52), and that Murantani further discloses an encryption apparatus based on a common key encryption system in which a plurality of expanded keys are used in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption (col.3, lines 19-23), and that Murantani discloses the round function as the claimed cryptographic rounds where the common key encryption system employing expanded keys in a reversed order between for encryption and for decryption (col.7, lines 10-17), and that Murantani discloses this leads to an advantage that a single device for encryption/decryption purpose can be small sized and that it is possible to generate an expanded key from a common key in an on-the-fly manner without consumption of the conventional unnecessary delay time or storage capacity (col.9, lines 38-51 and col.10, lines 20-32).

The Examiner therefore concluded that it would have been obvious for a person of ordinary skills in the art to combine the teaching of Hashimoto with Murantani teaching cryptographic rounds or round functions because this leads to an advantage that a single device for encryption/decryption purpose can be small sized and that it is possible to generate an expanded key from a common key in an on-the-fly manner without

consumption of the conventional unnecessary delay time or storage capacity (Murantani - col.9, lines 38-51 and col. 10, lines 20-32).

As in the previous two responses, Applicant respectfully disagrees with the Examiner's characterization of Hashimoto and the rejection of claim 1. Applicant notes that Hashimoto's invention is directed toward the secure execution of an application program which has been encrypted in memory (Fig. 2, 2203) and for which an encrypted key (Fig. 2, 2205) is provided at a location keyaddr. Hashimoto teaches an encryption execution start instruction (execenc keyaddr) which directs his processor to decrypt the encrypted key at keyaddr and which stores the key in a secret key register (Fig. 1, 2115). The contents of the secret key register 2115 are subsequently used to decrypt instructions of the encrypted application program which have been fetched from memory 2103 via a BIU 2118. The decrypted instructions are stored in an instruction buffer 2113 and are executed by an instruction execution unit 2112.

Hashimoto teaches provisions for the execution of an application program which has not been encrypted (i.e., "plaintext program"), and also for protecting the context information of an encrypted application program which is interrupted. (See, for example, col. 16, lines 23-40). Clearly, Hashimoto's invention is provided to protect an application program (and corresponding context information) from tampering.

In summary, Hashimoto teaches one instruction ("execenc keyaddr" 2208) that directs his microprocessor to fetch an asymmetrically encrypted cryptographic key from a location "keyaddr" and to decrypt the key, to enter a secure mode, and to fetch an encrypted area of code 2208 from memory, and to decrypt the encrypted code using the decrypted key, and to execute the code. Hashimoto also makes provisions to save the state of the processor in case execution of the decrypted code gets interrupted.

Applicant's invention, on the other hand, is to be employed for general cryptography purposes, that is, to encrypt a message or to decrypt a message. Accordingly, Applicant has amended claim 1 to further clarify the instant invention and to distinguish that invention over the cited references. That is, the cryptographic instruction recited by claim 1 directs the microprocessor according to the present invention to perform an

encryption operation (i.e., to encrypt) a plurality of input text blocks that are in memory (Hashimoto does not teach or suggest this feature), and to store the corresponding plurality of ciphertext blocks (i.e., the encrypted input text blocks) back to the memory. Respectfully, Hashimoto does not teach or suggest a cryptographic instruction that specifies this operation, nor does he provide any support in his microprocessor for performing such an operation. Hashimoto's processor is very specifically designed to decrypt and execute encrypted instructions stored in memory, and this is all his invention is capable of doing.

Although Hashimoto's device does indeed retrieve instructions for execution from memory, his device clearly does not perform a prescribed encryption operation on the instructions, for there is no way for a programmer to prescribe an encryption operation using his `execenc keyaddr` instruction. Hashimoto's device always decrypts instructions that are retrieved from memory, and furthermore executes those instructions. Accordingly, Hashimoto does not teach generating a corresponding plurality of ciphertext blocks, nor does he teach or suggest storing the ciphertext blocks to memory. It is unquestionable that Hashimoto fails to teach the generation of a corresponding plurality of ciphertext blocks and storing these output data blocks to memory. Hashimoto is not motivated to provide for such a limitation because Hashimoto's technique does not contemplate a need to generate a corresponding plurality of ciphertext blocks because Hashimoto's device is limited to execution of an encrypted set of program instructions, so called trusted computing.

Hashimoto's teachings are limited to the execution of encrypted application programs and do not address general purpose cryptography, as is taught in the instant application. In fact, according to the present invention, any type of data may be stored in memory as input text blocks (e.g., data or program instructions), and the computing device be directed via the cryptographic instruction to either encrypt or decrypt the input text blocks. The corresponding output text blocks (i.e., ciphertext or plaintext) are then stored to memory.

Furthermore, Hashimoto utterly fails to teach or suggest a cryptographic instruction that prescribes an encryption operation. Hashimoto teaches two instructions: an encryption execution start instruction (col. 10, lines 47-54) and a plaintext return instruction (col. 11, line 53 through col. 12, line 3), neither of which prescribe an encryption operation to be performed on plaintext located in memory and storage of corresponding ciphertext back to memory.

Applicant asserts that at the highest level of abstraction, the teaching of Hashimoto is quite distinct from that subject matter recited by claim 1 because Hashimoto does not address a programmable instruction that can be embedded in a program flow directing a device to retrieve input data blocks from memory, to employ a specified block cipher mode when encrypting the input data blocks, to generate a corresponding plurality of ciphertext blocks, and to store these ciphertext blocks to memory. Hashimoto does not even consider such a function, for all he is concerned with is decrypting secure program code and executing the code.

Applicant does not dispute that Murantani discloses an encryption apparatus based on a common key encryption system in which a plurality of expanded keys are used in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption. Applicant also does not disagree that Murantani discloses a round function, for performing cryptographic rounds is consistent with many prevalent cryptographic algorithms such as AES and DES. And in addition, Applicant notes that Murantani's statement that using the same hardware for key expansion as is used for decryption/encryption only follows from the fact that, for many cryptographic algorithms, these two functions employ the same operations (e.g., S-box, inverse). Consequently, all that Muratani teaches is that cryptography involves cryptographic rounds and that it is advantageous to use the same hardware to perform the same function. Muratani clearly does not teach or suggest any of the significant features of the instant invention recited in claim 1, to include a cryptographic instruction that specifies a block cipher mode.

Accordingly, it is requested that the rejection of claim 1 be withdrawn.

By this communication, claims 2-3 are cancelled, thereby rendering the rejections moot.

Regarding claims 4, 6-9, and 11-29, these claims depend from claim 1 and add further limitations that are neither anticipated nor made obvious by Hashimoto, Muratani, or a combination of the two references. Accordingly, Applicant respectfully requests that the Examiner withdraw the rejections of claims 4, 6-9, and 11-29.

As per claim 31, the Examiner stated that Hashimoto teaches the apparatus for performing cryptographic operations, comprising:

- a cryptography unit within a device, configured to execute one of the cryptographic operations responsive to receipt of a cryptographic instruction within an instruction flow that prescribes said one of the cryptographic operations, and, wherein said cryptographic instruction also specifies one of a plurality of block cipher modes to be employed when performing said one of the cryptographic operations (col. 16, lines 15-22 and col. 24, lines 3-25); and wherein said cryptography unit is configured execute a plurality of cryptographic rounds on each of said plurality of input text blocks to generate a corresponding each of a plurality of output data blocks, and wherein said plurality of input data blocks are retrieved from memory, and wherein said plurality of output data blocks are retrieved from memory; and (col. 11, lines 60-65);
- block pointer logic, operatively coupled to said cryptography unit, configured to direct said devices to modify pointers to said plurality of input and output data blocks in memory to point to next input and output data blocks at the completion of said one of the cryptographic operations on a current input data block; and (col. 11, lines 12-28 and col. 13, lines 42-47)
- a bit within a register (col. 26, lines 58-60 and col. 27, lines 59-62), operatively coupled to said cryptography unit, configured to indicate that execution of said one of the cryptographic operations has been interrupted an interrupting event. (col. 6, lines 1-18 and col. 12, lines 52-55 and col. 13, lines 16-20; noting that Hashimoto discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output

or the like (col. 9, lines 38-40 and col. 27, lines a 29-31), and thus, Hashimoto reads on the claimed interrupting event).

The Examiner noted that Hashimoto discloses a cryptography unit to generate a corresponding each of a plurality of output text blocks and prescribed by a control word (col. 17, lines 43-60 and col. 25, lines 17-57) by executing protected instructions to protect the program instructions and the execution state (col. 9, line 53 - col. 10, line 65). However, it was noted that Hashimoto did not further include a plurality of cryptographic rounds, but that Murantani teaches an expanded key scheduling section to overcome the problem of sufficient storage space for storing all expanded keys in a memory (col. 2, lines 23-45, noting that the expanded key scheduling involves an expanded key generated by an expanded key scheduling section and a round function (col. 2, lines 3-21 and. 45-52), and that Murantani further discloses an encryption apparatus based on a common key encryption system in which a plurality of expanded keys are used in a predetermined order in a data randomizing process for encryption and in a reversed order in a data randomizing process for decryption (col. 3, lines 19-23), and that Murantani discloses the round function as the claimed cryptographic rounds where the common key encryption system employing expanded keys in a reversed order between for encryption and for decryption (col. 7, lines 10-17), and that Murantani discloses this leads to an advantage that a single device for encryption/decryption purpose can be small sized and that it is possible to generate an expanded key from a common key in an on-the-fly manner without consumption of the conventional unnecessary delay time or storage capacity (col. 9, lines 38-51 and col. 10, lines 20-32).

The Examiner therefore concluded that it would have been obvious for a person of ordinary skills in the art to combine the teaching of Hashimoto with Murantani teaching cryptographic rounds or round functions because this leads to an advantage that a single device for encryption/decryption purpose can be small sized and that it is possible to generate an expanded key from a common key in .an on-the-fly manner without consumption of the conventional unnecessary delay time or storage capacity (Murantani - col. 9, lines 38-51 and col. 10, lines 20-32).



In reply, Applicant responds again that, like claim 1, claim 31 recites a cryptography unit within a device, configured to execute a decryption operation responsive to receipt of a cryptographic instruction within an instruction flow that prescribes said decryption operation, and wherein said cryptography unit is configured execute a plurality of cryptographic rounds on each of a plurality of input data blocks to generate a corresponding each of a plurality of plaintext blocks, and wherein said plurality of input data blocks are retrieved from memory, and wherein said plurality of plaintext blocks are stored to said memory. And as asserted above, Applicant points out that Hashimoto does not teach a cryptographic instruction that directs a device to retrieve input data blocks from memory, to perform a plurality of cryptographic rounds on the retrieved input data blocks to generate a corresponding plaintext blocks, and to store the plaintext blocks to memory. This is because Hashimoto's invention is solely directed toward the tamper-proof execution of an encrypted application program and not toward the above noted aspects of the present invention.

Hashimoto's teaching is silent with regard to specification of a cryptographic operation (i.e., encryption or decryption) by way of a programmable instruction, and additionally specification of one of a plurality of block cipher modes to be employed. The citation sections noted by the Examiner as being relevant, as shown above, do not teach these limitations. Also, as argued above, Hashimoto does not provide for generation of a corresponding plurality of plaintext blocks and for storing these plaintext blocks to memory.

To support execution of cryptographic operations on the plurality of input text blocks in the presence of interrupting events, claim 31 also recites block pointer logic, operatively coupled to said cryptography unit, configured to direct said device to modify pointers to said plurality of input and output data blocks in memory to point to next input and output data blocks at the completion of said one of the cryptographic operations on a current input data block. The Examiner's note that col. 11, lines 12-28 disclose block pointer logic as recited is provided below:

In the following, the encryption execution start instruction and the subsequent the execution of the encrypted instruction will be described in detail. By the execution of the Jump instruction in a region **2207**, the control is shifted to the encryption execution start instruction at the address "start". At the address indicated by the operand "keyaddr" of the encryption execution start instruction, the content of the specified region **2205** is read out to the instruction execution unit **2112** of the processor as data. The instruction execution unit **2112** sends this data  $E_{K_d}[Kx]$  to the public key decryption function **2114**. The public key decryption function **2114** takes out  $Kx$  by decrypting  $E_{K_d}[Kx]$  by using a secret key unique to the processor which is stored in the secret key register **2115**, and stores it in the common key register **2117**. Then, the processor enters the encrypted instruction execution state.

As shown above, there is no reference to any element that is even analogous to block pointer logic as has been disclosed in the instant application. Thus, Hashimoto does not teach or suggest such an element or its limitations. He has no need to do so, for his invention is solely concerned with decrypting secure program code for execution, not for performing a prescribed one of a plurality of cryptographic operations and block cipher modes on input data blocks to generate corresponding output data blocks, and to store these output data blocks to memory.

Furthermore, as argued above, all that Muratani brings of relevance is that cryptography involves cryptographic rounds and that it is advantageous to use the same hardware to perform the same function. Muratani clearly does not teach or suggest any of the significant features of the instant invention recited in claim 31, to include a cryptographic instruction that specifies a block cipher mode.

Accordingly, it is requested that the rejection of claim 31 be withdrawn.

With respect to claims 32-35, and 37-39, these claims depend from claim 31 and add further limitations that are neither anticipated nor made obvious by Hashimoto, Muratani, or a combination of the two references. Accordingly, Applicant respectfully requests that the Examiner withdraw the rejections of claims 32-35 and 37-39.

## **Rejections Under 35 U.S.C. §102**

The Examiner rejected claims 40-57 under 35 U.S.C. 102(b) as being anticipated by Hashimoto. Applicant respectfully traverses the rejections.

With respect to claim 40, the Examiner opined that Hashimoto discloses a method for performing cryptographic operations in a device, the method comprising:

- fetching a cryptographic instruction from memory, wherein said cryptographic instruction prescribes one of the cryptographic operations (col. 16, lines 25-30 and col. 29, lines 40-49) along with one of a plurality of block cipher modes to be employed when performing the one of the cryptographic operations: (col. 16, lines 15-22 and col. 24, lines 3-25; noting that the block cipher modes can broadly be given in light of encryption methods or algorithms that encrypts data or particular encryption keys involved with the algorithm to accomplish a cryptographic operation);
- retrieving a plurality of input data blocks from memory; (col. 11, lines 60-65);
- employing one of a plurality of block cipher modes to be and executing the one of the cryptographic operations (col. 11, lines 13-28 and col. 15, lines 30-36; noting that Hashimoto discusses the execution logic is carried out by the instruction execution unit and enters the instruction execution state) on the plurality of input of data blocks to generate a corresponding plurality of output data blocks (col. 5, lines 58-67 and col. 29, lines 35-42), wherein said executing is performed responsive to said fetching; (col. 6, lines 38-60 and col. 10, lines 37-64)
- storing the corresponding plurality of output data blocks to the memory; and (col. 11, lines 24-26)
- indicating whether an interrupting event has occurred during said executing. (col. 6, lines 1-18 and col. 12, lines 52-55 and col. 13, lines 16-20; noting that Hashimoto discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output or the like (col. 9, lines 38-40 and col. 27, lines 29-31). Thus, the Examiner concluded that Hashimoto reads on the claimed interrupting event.)

Applicant respectfully disagrees again and notes that amended claim 40 recites, among other elements and limitations:

- fetching a cryptographic instruction from memory, wherein the cryptographic instruction prescribes one of the cryptographic operations along with one of a plurality of block cipher modes to be employed when performing the one or the cryptographic operations;
- employing the one of a plurality of block cipher modes and executing the one of the cryptographic operations on the plurality of input data blocks to generate a corresponding plurality of output data blocks, wherein said executing is performed responsive to said fetching, ;
- storing the corresponding plurality of output data blocks to the memory.

As has been highlighted above in the traversals of the rejections of claims 1 and 31, Applicant respectfully points out that Hashimoto does not teach or otherwise disclose an instruction for use by a devices that specifies both one of a plurality of cryptographic operations and one of a plurality of block cipher modes, that directs the device to retrieve input data blocks from memory and to perform the specified cryptographic operation thereon using the block cipher mode to generate corresponding output data blocks, which are then stored to memory. Hashimoto may decrypt a portion of an application program that is encrypted in memory, but he does not store the decrypted portion (i.e., the plaintext) back out to memory. Furthermore, Hashimoto utterly fails to teach, or even envision, the encryption of a plaintext message in memory and storage of the corresponding ciphertext back out to memory.

Accordingly, it is requested that the rejection of claim 40 be withdrawn.

With respect to claims 41-52 and 54-57, these claims depend from claim 40 and add further limitations that are neither anticipated nor made obvious by Hashimoto. Accordingly, Applicant respectfully requests that the Examiner withdraw the rejections of claims 41-52 and 54-57.

### **CONCLUSIONS**

Applicant believes this to be a complete response to all of the issues raised in the instant office action and further submits, in view of the amendments and arguments advanced above, that claims 1, 4, 6-9, 11-29, 31-35, 37-52, and 54-57 are in condition for allowance. Reconsideration of the rejections is requested, and allowance of the claims is solicited.

Applicant also notes that any amendments made by way of this response, and the observations contained herein, are made solely for the purpose of expediting the patent application process in a manner consistent with the PTO's Patent business Goals (PBG), 65 Fed. Reg. 54603 (September 8, 2000), and are furthermore made without prejudice to Applicant under this or any other jurisdictions. It is moreover asserted that insofar as any subject matter might otherwise be regarded as having been abandoned or effectively disclaimed by virtue of amendments made herein and/or incorporated in attachments submitted with this response, Applicants wishes to reserve the right and hereby provides notice of intent to restore such subject matter and/or file a continuation application in respect thereof.

Applicant earnestly requests that the Examiner contact the undersigned practitioner by telephone if the Examiner has any questions or suggestions concerning this amendment, the application, or allowance of any claims thereof.

I hereby certify under 37 CFR 1.8 that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office on the date of signature shown below.
--

Respectfully submitted,  
**HUFFMAN PATENT GROUP, LLC**

*/ Richard K. Huffman /*

By: \_\_\_\_\_

**RICHARD K. HUFFMAN, P.E.**  
Registration No. 41,082  
Tel: (719) 575-9998

**04/11/2008**

Date: \_\_\_\_\_